





[TRACE32 Online Help](#)

[TRACE32 Directory](#)

[TRACE32 Index](#)

<b>TRACE32 Documents</b> .....	
<b>ICD In-Circuit Debugger</b> .....	
<b>Processor Architecture Manuals</b> .....	
<b>V850</b> .....	
<b>V850 Debugger and Trace</b> .....	<b>1</b>
<b>General Note</b> .....	<b>4</b>
<b>Brief Overview of Documents for New Users</b> .....	<b>4</b>
<b>Warning</b> .....	<b>5</b>
<b>Application Note</b> .....	<b>6</b>
Location of Debug Connector	6
Reset Line	6
FLMD0 Line	7
Mask-Options of V850/Fx3, Cargate	8
<b>Quick Start JTAG</b> .....	<b>9</b>
<b>Troubleshooting</b> .....	<b>12</b>
SYStem.Up Errors	12
<b>FAQ</b> .....	<b>12</b>
<b>Configuration</b> .....	<b>13</b>
System Overview	13
<b>General System Settings</b> .....	<b>14</b>
SYStem.CONFIG	Configure debugger according to target topology 14
Daisy-chain Example	16
TapStates	17
SYStem.CONFIG.CORE	Assign core to TRACE32 instance 18
SYStem.CPU	CPU type selection 19
SYStem.CpuAccess	Run-time memory access (intrusive) 19
SYStem.JtagClock	JTAG clock selection 20
SYStem.LOCK	Lock and tristate the debug port 20
SYStem.MemAccess	Memory access selection 21
SYStem.Mode	System mode selection 22
SYStem.Option IMASKASM	Interrupt disable 22

SYStem.Option IMASKHLL	Interrupt disable	22
SYStem.Option PERSTOP	Disable cpu peripherals if stopped	23
<b>Exception Lines Enable</b> .....		<b>24</b>
SYStem.Option RESET	Reset line enable	24
SYStem.Option STOP	Stop line enable	24
SYStem.Option WAIT	Wait line enable	24
SYStem.Option REQest	Request line enable	25
SYStem.Option NMI0	NMI0 line enable	25
SYStem.Option NMI1	NMI1 line enable	25
SYStem.Option NMI2	NMI2 line enable	25
SYStem.Option CPINT	CPINT line enable	26
<b>Trace System Settings</b> .....		<b>27</b>
SYStem.Option BTM	Branch trace message	27
SYStem.Option DTM	Data trace message	28
SYStem.Option KEYCODE	Keycode	28
SYStem.Option OPWIDTH	Trace interface width	29
SYStem.Option STALL	Trace STALL mode	30
SYStem.Option TCMODE	Trace clock mode	30
<b>Breakpoints</b> .....		<b>31</b>
Software Breakpoints		31
On-chip Breakpoints		31
Breakpoint in ROM		32
Example for Breakpoints		32
<b>TrOnchip Commands</b> .....		<b>33</b>
TrOnchip.view	Display on-chip trigger window	33
TrOnchip.CONVert	Adjust range breakpoint in on-chip resource	33
TrOnchip.SEQ	Sequential breakpoints	34
TrOnchip.RCU	ROM-Correction breakpoints	34
TrOnchip.RESet	Set on-chip trigger to default state	35
TrOnchip.SIZE	Trigger on byte, word, long memory accesses	35
TrOnchip.Set Alignment	Alignment error breakpoints	35
TrOnchip.Set MissAlign	Alignment error breakpoints	36
TrOnchip.VarCONVert	Adjust complex breakpoint in on-chip resource	36
<b>Memory Classes</b> .....		<b>37</b>
DataFlash: Memory Class		37
<b>Trace</b> .....		<b>38</b>
<b>NBD Interface</b> .....		<b>39</b>
<b>Runtime Measurement</b> .....		<b>40</b>
<b>JTAG Connector</b> .....		<b>41</b>
Connector 20 pin 100mil /NWire		41

<b>Trace Connector .....</b>	<b>42</b>
Connector MICTOR/N-Wire and Trace	42
Connector KEL/N-Wire and Trace	43
<b>NBD Connector .....</b>	<b>44</b>
<b>Support .....</b>	<b>45</b>
Available Tools	45
Compilers	55
Realtime Operation Systems	56
3rd Party Tool Integrations	56
<b>Products .....</b>	<b>57</b>
Product Information	57
Order Information	57

30-Jun-14     [TrBus.Out](#) and [TrBus.Set](#) were moved to [general\\_ref\\_t.pdf](#).

20-Dec-13     Updated the parameter descriptions of DRPRE, DRPOST, IRPRE, and IRPOST, see [SYStem.CONFIG](#).

## General Note

---

This documentation describes the processor specific settings and features for NEC V850E(S). TRACE32-ICD supports all V850 devices which are equipped with the N-wire debug interface.

If some of the described functions, options, signals or connections in this Processor Architecture Manual are only valid for a single CPU or for specific family lines, the name(s) of the family/families is/are added in brackets.

## Brief Overview of Documents for New Users

---

### Architecture-independent information:

- **"Debugger Basics - Training"** ([training\\_debugger.pdf](#)): Get familiar with the basic features of a TRACE32 debugger.
- **"T32Start"** ([app\\_t32start.pdf](#)): T32Start assists you in starting TRACE32 PowerView instances for different configurations of the debugger. T32Start is only available for Windows.
- **"General Commands"** ([general\\_ref\\_<x>.pdf](#)): Alphabetic list of debug commands.

### Architecture-specific information:

- **"Processor Architecture Manuals"**: These manuals describe commands that are specific for the processor architecture supported by your debug cable. To access the manual for your processor architecture, proceed as follows:
  - Choose **Help** menu > **Processor Architecture Manual**.
- **"RTOS Debugger"** ([rtos\\_<x>.pdf](#)): TRACE32 PowerView can be extended for operating system-aware debugging. The appropriate RTOS manual informs you how to enable the OS-aware debugging.

Signal Level

The debugger output voltage follows the target voltage level. It supports a voltage range of 0.4 ... 5.2 V.

ESD Protection


<p><b>NOTE:</b></p>	<p>To prevent debugger and target from damage it is recommended to connect or disconnect the debug cable only while the target power is OFF.</p> <p>Recommendation for the software start:</p> <ul style="list-style-type: none"><li>• Disconnect the debug cable from the target while the target power is off.</li><li>• Connect the host system, the TRACE32 hardware and the debug cable.</li><li>• Power ON the TRACE32 hardware.</li><li>• Start the TRACE32 software to load the debugger firmware.</li><li>• Connect the debug cable to the target.</li><li>• Switch the target power ON.</li><li>• Configure your debugger e.g. via a start-up script.</li></ul> <p>Power down:</p> <ul style="list-style-type: none"><li>• Switch off the target power.</li><li>• Disconnect the debug cable from the target.</li><li>• Power OFF the TRACE32 hardware.</li></ul>
---------------------	---

## Location of Debug Connector

Locate the debug connector as close as possible to the processor to minimize the capacitive influence of the trace length and cross coupling of noise onto the JTAG signals.


## Reset Line

Ensure that the debugger signal  $\overline{\text{RESET}}$  is connected directly to the  $\overline{\text{RESET}}$  of the processor. This will provide the ability for the debugger to drive and sense the status of  $\overline{\text{RESET}}$ .



## FLMD0 Line

The debugger forces this line to VDD to enable flash programming.



The mask options require a special handling. In normal operation mode the mask option values are located in flash memory at address 0x7A, 0x7B. In emulation mode these values have to be copied to a certain debug register EMUMO at address 0xFFFFF9FA.

- the value of address 0x7A has to be copied to the low byte of EMUMO
- the value of address 0x7B has to be copied to the high byte of EMUMO

The new options become active at the next SYStem.UP.

Add following startup sequence to your script:

```
SYStem.Up           ; initial startup
disable RomSecurityUnit ; see demo scripts

; set MaskOptions to EMUMO register
Data.Set 0xFFFFF9FA %Word 0x0800

SYStem.Up           ; now the MaskOption settings are active
disable RomSecurityUnit ; see demo scripts
...
...
```



Starting up the Debugger is done as follows:

1. Select the device prompt B: for the ICD Debugger, if the device prompt is not active after the TRACE32 software was started.

```
b:
```

2. Select the CPU type to load the CPU specific settings.

```
SYStem.CPU 70F3281
```

3. If the TRACE32-ICD hardware is installed properly, the following CPU is the default setting:

JTAG Debugger for V850

V850SA

4. Tell the debugger where's FLASH/ROM on the target.

```
MAP.BOnchip 0x00000000++0x7FFFF
```

This command is necessary for the use of on-chip breakpoints.

5. Enter debug mode

```
SYStem.Up
```

This command resets the CPU and enters debug mode. After this command is executed it is possible to access the registers. Set the chip selects to get access to the target memory.

```
Data.Set...
```

Following command sequence is required for CPU types which are equipped with a ROM Security Unit (RSU). As long as the ROM Security is active the debugger gets no access to CPU memory.

This example estimates 0xff as memory content at address 0x70 ... 0x79.

```
; BROM switching
Data.Set 0xffffffff8d0 %Byte 0xa5
Data.Set 0xffffffff8d4 %Byte 0x08
Data.Set 0xffffffff8d4 %Byte 0xf7
Data.Set 0xffffffff8d4 %Byte 0x08

; KeyCode setting
; data at 0x70 ... x79 is estimated as 0xff

Data.Set 0xffffffff9c0 %Word 0xffff 0xffff
Print DATA.LONG(D:0x70)

Data.Set 0xffffffff9c0 %Word 0xffff 0xffff
Print DATA.LONG(D:0x74)

Data.Set 0xffffffff9c0 %Word 0x0000 0xffff
Print DATA.LONG(D:0x78)

Print DATA.LONG(D:0xffffffff9c4)
```

6. Load the program.

```
Data.LOAD.ubrof sieve.d85      ; (ubrof specifies the format,
                                ; sieve.d85 is the file name)
```

The option of the Data.LOAD command depends on the file format generated by the compiler. For information on the compiler options refer to the section [Compiler](#). A detailed description of the **Data.LOAD** command is given in the [“General Commands Reference”](#).

The start up can be automated using the programming language PRACTICE. A typical start sequence is shown below:

```
b::                                ; Select the ICD device prompt

WinCLEAR                          ; Delete all windows

MAP.BOnchip 0x000000++0x07ffff    ; Specify where's FLASH/ROM

SYStem.CPU 70F3281                ; Select the processor type

SYStem.Up                        ; Reset the target and enter debug
                                ; mode

Data.Load.ubrof sieve.d85        ; Load the application

Register.Set PC main              ; Set the PC to function main

Data.List                        ; Open disassembly window *)

Register /SpotLight              ; Open register window *)

Frame.view /Locals /Caller        ; Open the stack frame with
                                ; local variables *)

Var.Watch %Spotlight flags ast   ; Open watch window for variables *)

PER.view                        ; Open window with peripheral register
                                ; *)

Break.Set sieve                  ; Set breakpoint to function sieve

Break.Set 0x1000 /Program         ; Set on-chip breakpoint to address
                                ; 1000 (address 1000 is in FLASH)
                                ; (Refer to the restrictions in
                                ; On-chip Breakpoints.)

Break.Set 0x3FFB100 /Program     ; Set software breakpoint to address
                                ; 3FFB100 (address 3FFB100 is in RAM)
```

\*) These commands open windows on the screen. The window position can be specified with the **WinPOS** command.

## SYStem.Up Errors

---

The **SYStem.Up** command is the first command of a debug session where communication with the target is required. If you receive error messages while executing this command this may have the following reasons.


All	The target has no power.
All	The target is in reset: The debugger controls the processor reset and use the RESET line to reset the CPU on every SYStem.Up.
All	There are additional loads or capacities on the JTAG lines.
All	The JTAG clock is too fast.

## FAQ

---

No information available

## System Overview



## SYStem.CONFIG

Configure debugger according to target topology

Format: **SYStem.CONFIG** <parameter> <number\_or\_address>  
**SYStem.MultiCore** <parameter> <number\_or\_address> (deprecated)

<parameter>	state	
(General):	<b>CORE</b>	<core>
(JTAG):	<b>DRPRE</b>	<bits>
	<b>DRPOST</b>	<bits>
	<b>IRPRE</b>	<bits>
	<b>IRPOST</b>	<bits>
	<b>TAPState</b>	<state>
	<b>TCKLevel</b>	<level>
	<b>TriState</b>	[ON   OFF]
	<b>Slave</b>	[ON   OFF]

The four parameters IRPRE, IRPOST, DRPRE, DRPOST are required to inform the debugger about the TAP controller position in the JTAG chain, if there is more than one core in the JTAG chain (e.g. ARM + DSP). The information is required before the debugger can be activated e.g. by a **SYStem.Up**. See [Daisy-chain Example](#).


For some CPU selections (**SYStem.CPU**) the above setting might be automatically included, since the required system configuration of these CPUs is known.

TriState has to be used if several debuggers ("via separate cables") are connected to a common JTAG port at the same time in order to ensure that always only one debugger drives the signal lines. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note: nTRST must have a pull-up resistor on the target, TCK can have a pull-up or pull-down resistor, other trigger inputs needs to be kept in inactive state.



Multicore debugging is not supported for the DEBUG INTERFACE (LA-7701).

<b>state</b>	Show multicore settings.
<b>CORE</b>	<p>For multicore debugging one TRACE32 GUI has to be started per core. To bundle several cores in one processor as required by the system this command has to be used to define core and processor coordinates within the system topology.</p> <p>Further information can be found in <a href="#">SYStem.CONFIG.CORE</a>.</p>
<b>DRPRE</b>	(default: 0) <number> of TAPs in the JTAG chain between the core of interest and the TDO signal of the debugger. If each core in the system contributes only one TAP to the JTAG chain, DRPRE is the number of cores between the core of interest and the TDO signal of the debugger.
<b>DRPOST</b>	(default: 0) <number> of TAPs in the JTAG chain between the TDI signal of the debugger and the core of interest. If each core in the system contributes only one TAP to the JTAG chain, DRPOST is the number of cores between the TDI signal of the debugger and the core of interest.
<b>IRPRE</b>	(default: 0) <number> of instruction register bits in the JTAG chain between the core of interest and the TDO signal of the debugger. This is the sum of the instruction register length of all TAPs between the core of interest and the TDO signal of the debugger.
<b>IRPOST</b>	(default: 0) <number> of instruction register bits in the JTAG chain between the TDI signal and the core of interest. This is the sum of the instruction register lengths of all TAPs between the TDI signal of the debugger and the core of interest.
<b>TAPState</b>	(default: 7 = Select-DR-Scan) This is the state of the TAP controller when the debugger switches to tristate mode. All states of the JTAG TAP controller are selectable.
<b>TCKLevel</b>	(default: 0) Level of TCK signal when all debuggers are tristated.
<b>TriState</b>	<p>(default: OFF) If several debuggers share the same debug port, this option is required. The debugger switches to tristate mode after each debug port access. Then other debuggers can access the port. JTAG: This option must be used, if the JTAG line of multiple debug boxes are connected by a JTAG joiner adapter to access a single JTAG chain.</p>
<b>Slave</b>	<p>(default: OFF) If more than one debugger share the same debug port, all except one must have this option active.</p> <p>JTAG: Only one debugger - the "master" - is allowed to control the signals nTRST and nSRST (nRESET).</p>



Below, configuration for core C.

Instruction register length of

- Core A: 3 bit
- Core B: 5 bit
- Core D: 6 bit

```
SYStem.CONFIG.IRPRE 6           ; IR Core D
SYStem.CONFIG.IRPOST 8          ; IR Core A + B
SYStem.CONFIG.DRPRE 1           ; DR Core D
SYStem.CONFIG.DRPOST 2          ; DR Core A + B
SYStem.CONFIG.CORE 0. 1.        ; Target Core C is Core 0 in Chip 1
```



0	Exit2-DR
1	Exit1-DR
2	Shift-DR
3	Pause-DR
4	Select-IR-Scan
5	Update-DR
6	Capture-DR
7	Select-DR-Scan
8	Exit2-IR
9	Exit1-IR
10	Shift-IR
11	Pause-IR
12	Run-Test/Idle
13	Update-IR
14	Capture-IR
15	Test-Logic-Reset

Format:	<b>SYStem.CONFIG.CORE</b> <coreindex> <chipindex> <b>SYStem.MultiCore.CORE</b> <coreindex> <chipindex> (deprecated)
<chipindex>:	1 ... i
<coreindex>	1 ... k

Default *coreindex*: depends on the CPU, usually 1. for generic chips

Default *chipindex*: derived from CORE= parameter of the Configuration File (config.t32). The CORE parameter is defined according to the start order of the GUI in T32Start with ascending values.

To provide proper interaction between different parts of the debugger the systems topology must be mapped to the debuggers topology model. The debugger model abstracts chips and sub cores of these chips. Every GUI must be connect to one unused core entry in the debugger topology model. Once the SYStem.CPU is selected a generic chip or none generic chip is created at the default *chipindex*.

### None Generic Chips

None generic chips have a fixed amount of sub cores with a fixed CPU type.

First all cores have successive chipnumbers at their GUIs. Therefore you have to assign the coreindex and the chipindex for every core. Usually the debugger does not need further information to access cores in none generic chips, once the set-up is correct.

### Generic Chips

Generic chips can accommodate an arbitrary amount of sub cores. The debugger still needs information how to connect to the individual cores e.g. by setting the JTAG chain coordinates.

### Start-up Process

The debug system must not have an invalid state where a GUI is connected to a wrong core type of a none generic chip, two GUI are connected to the same coordinate or a GUI is not connected to a core. The initial state of the system is value since every new GUI uses a new *chipindex* according to its CORE= parameter of the Configuration File (config.t32). If the system contains less chips than initially assumed, the chips must be merged by calling **SYStem.CONFIG.CORE**.

Format:	<b>SYStem.CPU &lt;cpu&gt;</b>
<cpu>:	<b>70F3143   70F3186 ...</b>

Default selection: V850SA. Selects the CPU type.

## SYStem.CpuAccess

## Run-time memory access (intrusive)

Format:	<b>SYStem.CpuAccess Enable   Denied   Nonstop</b>
---------	---

Default: Denied.

### Enable

Allow intrusive run-time memory access.

In order to perform a memory read or write while the CPU is executing the program the debugger stops the program execution shortly. Each short stop takes 1 ... 100 ms depending on the speed of the debug interface and on the number of the read/write accesses required.

A red S in the state line of the TRACE32 screen indicates this intrusive behavior of the debugger.

### Denied

Lock intrusive run-time memory access.

### Nonstop

Lock all features of the debugger, that affect the run-time behavior.

Nonstop reduces the functionality of the debugger to:

- run-time access to memory and variables
- trace display

The debugger inhibits the following:

- to stop the program execution
- all features of the debugger that are intrusive (e.g. action Spot for break-points, performance analysis via StopAndGo mode, conditional break-points etc.)

Format:            **SYStem.JtagClock** [<frequency>]  
                     **SYStem.BdmClock** [<frequency>] (deprecated).

Default frequency: 1 MHz.

Selects the JTAG port frequency (TCK). Any frequency up to 25 MHz can be entered, it will be generated by the debuggers internal PLL.

For CPUs which come up with very low clock speeds it might be necessary to slow down the JTAG frequency. After initialization of the CPUs PLL the JTAG clock can be increased.



If there are buffers, additional loads or high capacities on the JTAG/COP lines, reduce the debug speed.

## SYStem.LOCK

## Lock and tristate the debug port

Format:            **SYStem.LOCK** [ON | OFF]

Default: OFF.

If the system is locked, no access to the debug port will be performed by the debugger. While locked, the debug connector of the debugger is tristated. The main intention of the lock command is to give debug access to another tool.

Format:	<b>SYStem.MemAccess</b> <i>&lt;mode&gt;</i>
<i>&lt;mode&gt;</i> :	<b>QUiCK</b> <b>NBD</b> <b>Denied</b>

Selects the method for realtime memory access while the core is running.

All debugger windows which are opened with the option **/E** will use the selected non intrusive memory access.

<b>QUICK</b>	Does a pseudo realtime access. For each single memory access the application is interrupted for about 50 CPU clocks (10 MHz --> 5 us interruption). This method can only be used if <b>NO</b> breakpoints are set. The JTAG clock speed should be as fast as possible to get good performance.
<b>NBD</b>	Requires extra debugger hardware to handle the CPUs NBD-interface. This interface allows a non intrusive memory access while the core is running.
<b>Denied</b>	Disables any realtime memory access.

Format: **SYStem.Mode** <mode>

<mode>:  
**Down**  
**NoDebug**  
**Go**  
**Up**

<b>Down</b>	Disables the Debugger.
<b>NoDebug</b>	Disables the Debugger. The debug interface is forced to high impedance mode.
<b>Go</b>	Resets the target with debug mode enabled and prepares the CPU for debug mode entry. After this command the CPU is in the SYStem.Up mode and running. Now, the processor can be stopped with the break command or until any break condition occurs.
<b>Up</b>	Resets the target and sets the CPU to debug mode. After execution of this command the CPU is stopped and prepared for debugging. All register are set to the default value.
<b>Attach</b>	Not supported.
<b>StandBy</b>	Not supported.

## SYStem.Option IMASKASM

Interrupt disable

Format: **SYStem.Option IMASKASM** [ON | OFF]

Mask interrupts during assembler single steps. Useful to prevent interrupt disturbance during assembler single stepping.

## SYStem.Option IMASKHLL

Interrupt disable

Format: **SYStem.Option IMASKHLL** [ON | OFF]

Mask interrupts during HLL single steps. Useful to prevent interrupt disturbance during HLL single stepping.

Format: **SYStem.Option PERSTOP [ON | OFF]**

Stop CPU peripherals if program is stopped. Useful to prevent timer exceptions. Only supported for V850/E2 cores.

# Exception Lines Enable

---

The V850 supports disabling of several CPU pins. This can be very useful to prevent watchdog resets or external NMI sources.

## SYStem.Option RESET

---

Reset line enable

Format:            **SYStem.Option RESET [ON | OFF]**

Enable/Disable Reset line.

Default: ON

## SYStem.Option STOP

---

Stop line enable

Format:            **SYStem.Option STOP [ON | OFF]**

Enable/Disable Stop line.

Default: ON

## SYStem.Option WAIT

---

Wait line enable

Format:            **SYStem.Option WAIT [ON | OFF]**

Enable/Disable Wait line.

Default: ON



Format: **SYStem.Option REQ [ON | OFF]**

Enable/Disable Request line.

Default: ON

## SYStem.Option NMI0

## NMI0 line enable

Format: **SYStem.Option NMI0 [ON | OFF]**

Enable/Disable NMI0 line.

Default: ON

## SYStem.Option NMI1

## NMI1 line enable

Format: **SYStem.Option NMI1 [ON | OFF]**

Enable/Disable NMI1 line.

Default: ON

## SYStem.Option NMI2

## NMI2 line enable

Format: **SYStem.Option NMI2 [ON | OFF]**

Enable/Disable NMI2 line.

Default: ON

Format: **SYStem.Option CPINT [ON | OFF]**

Enable/Disable CPINT line.

Default: ON

Format: **SYStem.Option BDM** *<mode>*

*<mode>*:  
**ON**  
**OFF**  
**MIN**  
**MAX**

Select type of recorded branch trace messages:

- |     |  |
|-----|--|
| OFF | Program flow trace is disabled.  |
| MAX | Trace any branch-type, except “non-taken-conditional-branches”.                                |
| ON  | (Default) like MAX but for “taken-direct-branches” only the branch-source-address is recorded. |
| MIN | Like ON but “unconditional-branches” are not recorded.   |

Format: **SYStem.Option DTM** <mode>

<mode>:  
**OFF**  
**Read**  
**Write**  
**ReadWrite**

Select type of recorded data trace messages:

OFF	Data trace is disabled.
Read	Read-cycles are recorded'.
Write	Write-cycles are recorded'.
readWrite	Read- and Write-cycles are recorded'.

## SYStem.Option KEYCODE

## Keycode

Format: **SYStem.Option KEYCODE** [<12x 8bit values>]

Has to be the same value as present in CPUs ID-code input registers ID\_IN[0..2].

The KEYCODE is sent to the CPU during system up to unlock the ID-Code-Protection unit. A matching KEYCODE is a must to get debug control. More details on ID-Code-Protection can be found in the CPU-Users-Manual.

Format: **SYStem.Option OPWIDTH** *<mode>*

*<mode>*:  
4  
8  
16

Selects the number of data channels of the trace interface.

Format: **SYStem.Option TCMODE** *<mode>*

*<mode>*:  
**ON**  
**OFF**

Selects Trace STALL mode.

ON Program execution might be stalled to prevent overrun of trace interface.

OFF Program execution is done in realtime. The trace interface might loose trace messages.

## SYStem.Option TCMODE

## Trace clock mode

Format: **SYStem.Option TCMODE** *<mode>*

*<mode>*:  
**1/1**  
**1/2**  
**1/2DDR**

Selects Trace clockspeed.

1/1: Trace clock is equal to CPU system clock.

1/2: Trace clock is equal to CPU system clock / 2.

1/2DDR: Not supported

# Breakpoints

There are two types of breakpoints available: Software breakpoints (SW-BP) and on-chip breakpoints (HW-BP).

## Software Breakpoints

Software breakpoints are the default breakpoints. A special breakcode is patched to memory so it only can be used in RAM or FLASH areas. There is no restriction in the number of software breakpoints.

## On-chip Breakpoints

The following list gives an overview of the usage of the on-chip breakpoints by TRACE32-ICD:

CPU Family	Address Breakpoints	Data Breakpoints	Sequential Breakpoints
V850E(S) all devices	2 ranges - include or exclude Qualifier for: - Instruction-Fetch - Data-Read - Data-Write - Size ANY/8/16/32	2 ranges - include or exclude	A->B
V850E(S) devices with ROM Correction Unit (RCU)  Only in Flash area - requires onchip break mapping <b>MAP.BOnchip</b> <range> - can be disabled with command TO.RCU OFF	4 or 8 additional breakpoints on - Instruction-Fetch		

## Breakpoint in ROM

---

With the command **MAP.BOnchip** <range> it is possible to inform the debugger about ROM (FLASH, EPROM) address ranges in target. If a breakpoint is set within the specified address range the debugger uses automatically the available on-chip breakpoints.

## Example for Breakpoints

---

Assume you have a target with FLASH from 0 to 0xFFFFF and RAM from 0x100000 to 0x11FFFF. The command to configure TRACE32 correctly for this configuration is:

```
Map.BOnchip 0x0--0x0FFFFFF
```

The following breakpoint combinations are possible.

Software breakpoints:

```
Break.Set 0x100000 /Program          ; Software Breakpoint 1
Break.Set 0x101000 /Program          ; Software Breakpoint 2
Break.Set 0xx /Program                ; Software Breakpoint 3
```

On-chip breakpoints:

```
Break.Set 0x100 /Program              ; On-chip Breakpoint 1
Break.Set 0x0ff00 /Program            ; On-chip Breakpoint 2
```



## TrOnchip.view

Display on-chip trigger window

Format: **TrOnchip.view**

Open TrOnchip window.

## TrOnchip.CONVert

Adjust range breakpoint in on-chip resource

Format: **TrOnchip.CONVert [ON | OFF]**

The on-chip breakpoints can only cover specific ranges. If a range cannot be programmed into the breakpoint it will automatically be converted into a single address breakpoint when this option is active. This is the default. Otherwise an error message is generated.

```
TrOnchip.CONVert ON
Break.Set 0x1000--0x17ff /Write      ; sets breakpoint at range
Break.Set 0x1001--0x17ff /Write      ; 1000--17ff sets single breakpoint
...                                   ; at address 1001

TrOnchip.CONVert OFF
Break.Set 0x1000--0x17ff /Write      ; sets breakpoint at range
Break.Set 0x1001--0x17ff /Write      ; 1000--17ff
Break.Set 0x1001--0x17ff /Write      ; gives an error message
```

Format: **TrOnchip.SEQ** <mode>

<mode>:  
**OFF**  
**BA**  
**CBA**  
**DCBA**

This trigger-on-chip command selects sequential breakpoints.

<b>OFF</b>	Sequential break off.
<b>BA</b>	Sequential break, first condition, then second condition.
<b>CBA</b>	Sequential break, first condition, then second condition, then third condition.
<b>DCBA</b>	Sequential break, first condition, then second condition, then third condition and the fourth condition.

```
Break.Set sieve /Charly /Program  
Var.Break.Set flags[3] /Delta /Write  
TrOnchip.SEQ CD
```

## TrOnchip.RCU

## ROM-Correction breakpoints

Format: **TrOnchip.RCU** [OFF | ON]

When enabled (default) the CPU's Rom-Correction-Unit is used to extend the number of Onchip Breakpoints. RCU breakpoints can only be used for program breaks in the FLASH area.

**NOTE:** A DBTRAP instruction code is visible at the break address. It is visible for program and data accesses, which causes trouble if the application does memory checking like CRC.

Format: **TrOnchip.RESet**

Sets the TrOnchip settings and trigger module to the default settings.

Format: **TrOnchip.SIZE [ON | OFF]**

If ON, breakpoints on single-byte, two-byte or four-byte address ranges only hit if the CPU accesses this ranges with a byte, word or long bus cycle. Default: OFF

Format: **TrOnchip.Set Alignment [OFF | ON]**

When enabled (default) the CPU stops program execution on any miss-aligned memory access.

**NOTE:** Miss-aligned memory accesses are supported by the V850-ES core. The **TrOnchip.Set Alignment** should be set to OFF.

Format: **TrOnchip.Set MissAlign [OFF | ON]**

When enabled (default) the CPU stops program execution on miss-align stack operations and on miss-align accesses in “miss-align access disable mode”.

**NOTE:** Miss-aligned memory accesses are supported by the V850-ES core. The **TrOnchip.Set MissAlign** should be set to OFF.

## TrOnchip.VarCONVert

Adjust complex breakpoint in on-chip resource

Format: **TrOnchip.VarCONVert [ON | OFF]**

The on-chip breakpoints can only cover specific ranges. If you want to set a marker or breakpoint to a complex variable, the on-chip break resources of the CPU may be not powerful enough to cover the whole structure. If the option **TrOnchip.VarCONVert is on** the breakpoint will automatically be converted into a single address breakpoint. This is the default setting. Otherwise an error message is generated.

# Memory Classes

---

The following memory classes are available:

Memory Class	Description
<b>P</b>	Program
<b>D</b>	Data (also DataFlash without ID-Tag)
<b>DF</b>	DataFlash with ID-Tag: Memory contents are presented as 64bit value Data: bit [31..0] ID-Tag: bit [32]

## DataFlash: Memory Class

---

By default the DataFlash is handled like a normal 32bit flash memory, the ID-Tag is ignored. The contents are presented as 32bit values with addresses counting up 0x0, 0x4, 0x8, 0xC ... (use command: **Data.Dump D:<address> /Long**).

The presentation of the additional ID-Tag bit require slight changes in the display.

By using the **DF**: memory class the ID-Tag is handled like an additional databit, so the data dump window shows 64bit values, whereas the address counting is still 0x0, 0x4, 0x8, 0xC ... (use command **Data.Dump DF:<address> /Quad**). Because of the 64bit presentation a **Data.Save <filename> DF:<addressrange>** command will save double of data than defined by the addressrange. Also the download of dataflash contents with ID-Tag require double of data than defined by the addressrange (**Data.Load <filename> DF:<address>**).

tbd.

The usage of NBD (Non Break Debug Interface) requires extra debug hardware to get access to the CPUs NBD interface. This extra hardware is plugged in between the debug box and the debug dongle. Connection to the CPUs NBD interface is done by a 16pin flat cable.

The interface allows realtime access to target memory while the application program is running. Furthermore it allows the access to certain debug configuration registers to:

- Replace CPU internal FLASH by RAM in blocks of 4 KByte
- Activate the NBD\_TRIGGER signal on access to certain memory locations
- Readout the CPUs ID-code

The NBD configuration registers are accessible in the CPUs peripheral window.

Runtime measurement is done with about 5  $\mu$ s resolution.

The debuggers RUNTIME window gives detailed information about the complete run-time of the application code and the run-time since the last GO/STEP/STEP-OVER command.



## Connector 20 pin 100mil /NWire

Signal	Pin	Pin	Signal
GND	1	2	DCK
GND	3	4	DMS
GND	5	6	DDI
GND	7	8	DRST-
GND	9	10	PORT0IN
GND	11	12	RESET-
GND	13	14	FLMD0
GND	15	16	PORT1IN/RDYZ
GND	17	18	DDO
GND	19	20	VDD


JTAG Connector	Signal Description	CPU Signal
DMS	JTAG-TMS, output of debugger	TMS
DDI	JTAG-TDI, output of debugger	TDI
DCK	JTAG-TCK, output of debugger	TCK
$\overline{\text{TRST}}$	JTAG-TRST, output of debugger	$\overline{\text{TRST}}$
DDO	JTAG-TDO, input for debugger	TDO
$\overline{\text{RESET}}$	RESET input/output of debugger - Force target Reset - Sense target Reset (see application note)	$\overline{\text{RESET}}$
FLMD0	FLASH Mode0 signal - enable flash programming (see application note)	FLMD0
PortIn0	Input Port for Debugger, currently unused	not connected
PortIn1/RDYZ	READY- input of debugger, only used for E2 core CPUs like Px4	RDYZ

# Trace Connector

The default connection for trace support is **MICTOR**. With additional adaptors also **KEL** and **GlenAir** is supported.

## Connector MICTOR/N-Wire and Trace

Signal	Pin	Pin	Signal
GND	1	2	GND
DCK	3	4	VDD
DMS	5	6	DRST-
DDI	7	8	RESET-
DDO	9	10	FLMD0
N/C	11	12	RESERVED
N/C	13	14	RESERVED
N/C	15	16	PORT1IN
TRCCLK	17	18	PORT2IN
TRCEND	19	20	TRCCE
TRCDATA0	21	22	TRCDATA8
TRCDATA1	23	24	TRCDATA9
TRCDATA2	25	26	TRCDATA10
TRCDATA3	27	28	TRCDATA11
TRCDATA4	29	30	TRCDATA12
TRCDATA5	31	32	TRCDATA13
TRCDATA6	33	34	TRCDATA14
TRCDATA7	35	36	TRCDATA15
GND	37	38	GND



Top View

Pin Number	Signal Name	Input/Output (User Side)	Treatment (User Side)
A1	CLKOUT	Output	22 ... 33 $\Omega$ series resistor (recommended)
A2	TRCDATA0	Output	22 ... 33 $\Omega$ series resistor (recommended)
A3	TRCDATA1	Output	22 ... 33 $\Omega$ series resistor (recommended)
A4	TRCDATA2	Output	22 ... 33 $\Omega$ series resistor (recommended)
A5	TRCDATA3	Output	22 ... 33 $\Omega$ series resistor (recommended)
A6	TRCEND	Output	22 ... 33 $\Omega$ series resistor (recommended)
A7	DDI	Input	10 k $\Omega$ pull-up
A8	DCK	Input	10 k $\Omega$ pull-up
A9	DMS	Input	10 k $\Omega$ pull-up
A10	DDO	Output	22 ... 33 $\Omega$ series resistor (recommended)
A11	$\overline{\text{DRST}}$	Input	10 k $\Omega$ pull-up
A12	$\overline{\text{RESET}}$	Input	10 k $\Omega$ pull-up
A13	FLMD0	Input	open
B1 ... B10	GND	-	Connection to the power GND
B11	Port0_In	-	Open
B12	Port1_IN	-	Open
B13	+ 3.3 V	-	Connection to the power

Signal	Pin	Pin	Signal
TRIG-	1	2	VCC
OUT-	3	4	GND
CLK	5	6	GND
SYNC	7	8	GND
DATA0	9	10	GND
DATA1	11	12	GND
DATA2	13	14	DATA3
MODE	15	16	RESETO-

NBD Connector	Signal Description	CPU Signal
$\overline{\text{TRIG}}$	NBD_Trigger signal, debugger input	TRIG_DBG
$\overline{\text{OUT}}$	NBD_DataDirection signal, debugger output  A LOW indicates direction Interface --> CPU	usually not used
CLK	NBD_Clock, debugger output	CLK_DBG
SYNC	NBD_SYNC signal, debugger output	SYNC_DBG#
DATA[3 ... 0]	NBD_DATA[3 ... 0], debugger input/output	AD[3 ... 0]_DBG
MODE	NBD_Mode enable, debugger output	MODE_NBD
$\overline{\text{RESETO}}$	NBD_ResetOut signal, debugger input  Indicates any kind of Reset forced to the CPU	RESETO_DBG
VCC	Reference Voltage for NBD Interface (2 ... 5 V) debugger input	PowerSupply of user system

## Available Tools

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
703500			YES				YES
703538			YES				YES
70F3111			YES		YES		YES
70F3134			YES				YES
70F3186			YES				YES
70F3187			YES				YES
70F3231			YES				YES
70F3231Y			YES				YES
70F3232			YES				YES
70F3232Y			YES				YES
70F3233			YES				YES
70F3233Y			YES				YES
70F3234			YES				YES
70F3234Y			YES				YES
70F3235			YES				YES
70F3235Y			YES				YES
70F3236			YES				YES
70F3236Y			YES				YES
70F3237			YES				YES
70F3237Y			YES				YES
70F3238			YES				YES
70F3238Y			YES				YES
70F3239			YES				YES
70F3239Y			YES				YES
70F3261			YES				YES
70F3261Y			YES				YES
70F3263			YES				YES
70F3263Y			YES				YES
70F3264			YES				YES
70F3264Y			YES				YES
70F3266			YES				YES
70F3266Y			YES				YES
70F3271			YES				YES
70F3271Y			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
70F3273			YES				YES
70F3273Y			YES				YES
70F3274			YES				YES
70F3274Y			YES				YES
70F3276			YES				YES
70F3276Y			YES				YES
70F3281			YES				YES
70F3281Y			YES				YES
70F3283			YES				YES
70F3283Y			YES				YES
70F3284			YES				YES
70F3284Y			YES				YES
70F3286			YES				YES
70F3286Y			YES				YES
70F3288			YES				YES
70F3288Y			YES				YES
70F3318			YES				YES
70F3319			YES				YES
70F3320			YES				YES
70F3325			YES				YES
70F3333			YES				YES
70F3334			YES				YES
70F3335			YES				YES
70F3336			YES				YES
70F3340			YES				YES
70F3341			YES				YES
70F3342			YES				YES
70F3343			YES				YES
70F3344			YES				YES
70F3345			YES				YES
70F3346			YES				YES
70F3347			YES				YES
70F3348			YES				YES
70F3350			YES				YES
70F3351			YES				YES
70F3352			YES				YES
70F3353			YES				YES
70F3354			YES				YES
70F3355			YES				YES
70F3356			YES				YES
70F3357			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
70F3358			YES				YES
70F3364			YES				YES
70F3365			YES				YES
70F3366			YES				YES
70F3367			YES				YES
70F3368			YES				YES
70F3370			YES				YES
70F3371			YES				YES
70F3372			YES				YES
70F3373			YES				YES
70F3374			YES				YES
70F3375			YES				YES
70F3376			YES				YES
70F3377			YES				YES
70F3378			YES				YES
70F3379			YES				YES
70F3380			YES				YES
70F3381			YES				YES
70F3382			YES				YES
70F3383			YES				YES
70F3384			YES				YES
70F3385			YES				YES
70F3402			YES				YES
70F3403			YES				YES
70F3416			YES				YES
70F3417			YES				YES
70F3420			YES				YES
70F3421			YES				YES
70F3422			YES				YES
70F3423			YES				YES
70F3424			YES				YES
70F3425			YES				YES
70F3426			YES				YES
70F3427			YES				YES
70F3440			YES				YES
70F3441			YES				YES
70F3461			YES				YES
70F3474			YES				YES
70F3475			YES				YES
70F3476			YES				YES
70F3477			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
70F3478			YES				YES
70F3479			YES				YES
70F3480			YES				YES
70F3481			YES				YES
70F3482			YES				YES
70F3486			YES				YES
70F3487			YES				YES
70F3488			YES				YES
70F3502			YES				YES
70F3503			YES				YES
70F3504			YES				YES
70F3505			YES				YES
70F3506			YES				YES
70F3507			YES				YES
70F3508			YES				YES
70F3509			YES				YES
70F3522			YES				YES
70F3523			YES				YES
70F3524			YES				YES
70F3525			YES				YES
70F3526			YES				YES
70F3529			YES				YES
70F3530			YES				YES
70F3532			YES				YES
70F3535			YES				YES
70F3536			YES				YES
70F3537			YES				YES
70F3548			YES				YES
70F3549			YES				YES
70F3550			YES				YES
70F3551			YES				YES
70F3552			YES				YES
70F3553			YES				YES
70F3554			YES				YES
70F3555			YES				YES
70F3556			YES				YES
70F3557			YES				YES
70F3558			YES				YES
70F3559			YES				YES
70F3560			YES				YES
70F3561			YES				YES



CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
70F3562			YES				YES
70F3563			YES				YES
70F3564			YES				YES
70F3565			YES				YES
70F3566			YES				YES
70F3567			YES				YES
70F3568			YES				YES
70F3569			YES				YES
70F3570			YES				YES
70F3571			YES				YES
70F3572			YES				YES
70F3573			YES				YES
70F3574			YES				YES
70F3575			YES				YES
70F3576			YES				YES
70F3577			YES				YES
70F3578			YES				YES
70F3579			YES				YES
70F3580			YES				YES
70F3581			YES				YES
70F3582			YES				YES
70F3583			YES				YES
70F3584			YES				YES
70F3585			YES				YES
70F3586			YES				YES
70F3587			YES				YES
70F3588			YES				YES
70F3589			YES				YES
70F3592			YES				YES
70F3700			YES				YES
70F3701			YES				YES
70F3702			YES				YES
70F3703			YES				YES
70F3704			YES				YES
70F3706			YES				YES
70F3707			YES				YES
70F3709			YES				YES
70F3710			YES				YES
70F3711			YES				YES
70F3712			YES				YES
70F3715			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
70F3716			YES				YES
70F3717			YES				YES
70F3718			YES				YES
70F3719			YES				YES
70F3720			YES				YES
70F3721			YES				YES
70F3722			YES				YES
70F3723			YES				YES
70F3724			YES				YES
70F3735			YES				YES
70F3736			YES				YES
70F3737			YES				YES
70F3738			YES				YES
70F3739			YES				YES
70F3740			YES				YES
70F3741			YES				YES
70F3742			YES				YES
70F3743			YES				YES
70F3744			YES				YES
70F3745			YES				YES
70F3746			YES				YES
70F3747			YES				YES
70F3750			YES				YES
70F3752			YES				YES
70F3755			YES				YES
70F3757			YES				YES
70F3778			YES				YES
70F3779			YES				YES
70F3780			YES				YES
70F3781			YES				YES
70F3782			YES				YES
70F3783			YES				YES
70F3784			YES				YES
70F3785			YES				YES
70F3786			YES				YES
70F3787			YES				YES
70F3797			YES				YES
70F3798			YES				YES
70F3799			YES				YES
70F3800			YES				YES
70F3801			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
70F3802			YES				YES
70F3803			YES				YES
70F3804			YES				YES
70F3805			YES				YES
70F3806			YES				YES
70F3807			YES				YES
70F3808			YES				YES
70F3809			YES				YES
70F3810			YES				YES
70F3811			YES				YES
70F3812			YES				YES
70F3813			YES				YES
70F3814			YES				YES
70F3815			YES				YES
70F3816			YES				YES
70F3817			YES				YES
70F3818			YES				YES
70F3819			YES				YES
70F3820			YES				YES
70F3821			YES				YES
70F3822			YES				YES
70F3823			YES				YES
70F3824			YES				YES
70F3825			YES				YES
70F3826			YES				YES
70F3827			YES				YES
70F3828			YES				YES
70F3829			YES				YES
70F3830			YES				YES
70F3831			YES				YES
70F3832			YES				YES
70F3833			YES				YES
70F3834			YES				YES
70F3835			YES				YES
70F3836			YES				YES
70F3837			YES				YES
70F3913			YES				YES
70F3914			YES				YES
70F3915			YES				YES
70F3916			YES				YES
70F3917			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
70F3918			YES				YES
70F3919			YES				YES
70F3920			YES				YES
70F3921			YES				YES
70F3922			YES				YES
70F3923			YES				YES
70F3924			YES				YES
70F3925			YES				YES
70F3926			YES				YES
70F3927			YES				YES
70F3931			YES				YES
70F3932			YES				YES
70F3933			YES				YES
70F3934			YES				YES
70F3935			YES				YES
70F3936			YES				YES
70F3937			YES				YES
70F3938			YES				YES
70F3939			YES				YES
70F4000			YES				YES
70F4001			YES				YES
70F4002			YES				YES
70F4003			YES				YES
70F4004			YES				YES
70F4005			YES				YES
70F4006			YES				YES
70F4007			YES				YES
70F4008			YES				YES
70F4009			YES				YES
70F4010			YES				YES
70F4011			YES				YES
70F4012			YES				YES
NB85E			YES				YES
NB85ET			YES				YES
V850E/IA4			YES				YES
V850E/MA3			YES				YES
V850E/ME2			YES		YES		YES
V850E/ME3			YES				YES
V850E/PH2			YES				YES
V850E/PH3			YES				YES
V850E/PHOENIX-F			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
V850E/PHOENX-FS			YES				YES
V850E/RS1			YES				YES
V850ES/DG2			YES				YES
V850ES/DG3			YES				YES
V850ES/DJ2			YES				YES
V850ES/DJ3			YES				YES
V850ES/DJ4			YES				YES
V850ES/DK4-H			YES				YES
V850ES/DL3			YES				YES
V850ES/DN4-H			YES				YES
V850ES/DR4-3D			YES				YES
V850ES/DX3			YES				YES
V850ES/DX4			YES				YES
V850ES/FE2			YES				YES
V850ES/FE3			YES				YES
V850ES/FF2			YES				YES
V850ES/FF3			YES				YES
V850ES/FG2			YES				YES
V850ES/FG3			YES				YES
V850ES/FJ2			YES				YES
V850ES/FJ3			YES				YES
V850ES/FK3			YES				YES
V850ES/HE2			YES				YES
V850ES/HE3			YES				YES
V850ES/HF2			YES				YES
V850ES/HF3			YES				YES
V850ES/HG2			YES				YES
V850ES/HG3			YES				YES
V850ES/HJ2			YES				YES
V850ES/HJ3			YES				YES
V850ES/HX2			YES				YES
V850ES/HX3			YES				YES
V850ES/IG4			YES				YES
V850ES/IG4-H			YES				YES
V850ES/IH4			YES				YES
V850ES/IH4-H			YES				YES
V850ES/IX4			YES				YES
V850ES/IX4-H			YES				YES
V850ES/JC3-H			YES				YES
V850ES/JC3-L			YES				YES
V850ES/JD3-H			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
V850ES/JE3-E			YES				YES
V850ES/JE3-H			YES				YES
V850ES/JE3-L			YES				YES
V850ES/JF3-E			YES				YES
V850ES/JF3-L			YES				YES
V850ES/JG2			YES				YES
V850ES/JG3			YES				YES
V850ES/JG3-E			YES				YES
V850ES/JG3-L			YES				YES
V850ES/JH3-E			YES				YES
V850ES/JJ2			YES				YES
V850ES/JJ3			YES				YES
V850ES/JJ3-E			YES				YES
V850ES/JK1+			YES				YES
V850ES/JX2			YES				YES
V850ES/JX3			YES				YES
V850ES/JX3-E			YES				YES
V850ES/JX3-H			YES				YES
V850ES/JX3-L			YES				YES
V850ES/PG4			YES				YES
V850ES/PJ4			YES				YES
V850ES/PX4			YES				YES
V850ES/SG2			YES				YES
V850ES/SG3			YES				YES
V850ES/SJ2			YES				YES
V850ES/SJ3			YES				YES
V850ES/SJ3-H			YES				YES
V850ES/SK3-H			YES				YES
V850FE4-L			YES				YES
V850FF4-L			YES				YES
V850FG4			YES				YES
V850FG4-L			YES				YES
V850FJ4			YES				YES
V850FJ4-L			YES				YES
V850FK4			YES				YES
V850FK4-H			YES				YES
V850FK4-L			YES				YES
V850FKG4			YES				YES

CPU	ICE	FIRE	ICD DEBUG	ICD MONITOR	ICD TRACE	POWER INTEGRATOR	INSTRUCTION SIMULATOR
V850FL4			YES				YES
V850FL4-H			YES				YES
V850FM4-H			YES				YES
V850FX4-H			YES				YES
V850FX4-L			YES				YES

## Compilers

---

Language	Compiler	Company	Option	Comment
C	GCCV850	Free Software Foundation, Inc.	ELF/STABS	
C	GREENHILLS-C	Greenhills Software Inc.	ELF/DWARF	
C	ICCV850	IAR Systems AB	UBROF	
C	CA850	Renesas Technology, Corp.	ELF/NEC	

Name	Company	Comment
Elektrobit tresos	Elektrobit Automotive GmbH	via ORTI
Erika	Evidence	via ORTI
OSEK	-	via ORTI
ProOSEK	Elektrobit Automotive GmbH	via ORTI
uC/OS-II	Micrium Inc.	2.0 to 2.8

## 3rd Party Tool Integrations

CPU	Tool	Company	Host
ALL	ADENEO	Adeneo Embedded	
ALL	X-TOOLS / X32	blue river software GmbH	Windows
ALL	CODEWRIGHT	Borland Software Corporation	Windows
ALL	CODE CONFIDENCE TOOLS	Code Confidence Ltd	Windows
ALL	CODE CONFIDENCE TOOLS	Code Confidence Ltd	Linux
ALL	EASYCODE	EASYCODE GmbH	Windows
ALL	ECLIPSE	Eclipse Foundation, Inc	Windows
ALL	RHAPSODY IN MICROC	IBM Corp.	Windows
ALL	RHAPSODY IN C++	IBM Corp.	Windows
ALL	LDRA TOOL SUITE	LDRA Technology, Inc.	Windows
ALL	ATTOL TOOLS	MicroMax Inc.	Windows
ALL	VISUAL BASIC INTERFACE	Microsoft Corporation	Windows
ALL	LABVIEW	NATIONAL INSTRUMENTS Corporation	Windows
ALL	CODE::BLOCKS	Open Source	-
ALL	C++TEST	Parasoft	Windows
ALL	RAPITIME	Rapita Systems Ltd.	Windows
ALL	DA-C	RistanCASE	Windows
ALL	SIMULINK	The MathWorks Inc.	Windows
ALL	VECTORCAST/RSP	Vector Software	Windows
ALL	WINDOWS CE PLATF. BUILDER	Windows	Windows



Product Information

OrderNo Code	Text
<b>LA-7835</b> JTAG-V850	<b>N-Wire Debugger for V850 (ICD)</b> supports NEC V850 with N-Wire includes software for Windows, Linux and MacOSX requires Power Debug Interface USB 2.0/USB 3.0, Power Debug Ethernet or Power Debug II debug cable with 20 pin connector requires LA-7936 if KEL connector is used on the target requires LA-7937 if Mictor connector is used on the target
<b>LA-7936</b> CONV-V850/VR-KEL	<b>Converter KEL to 20 Pin/100 mil</b> Converter KEL connector to debug cable
<b>LA-7937</b> CONV-V850/VR-MICTOR	<b>JTAG Converter to Mictor38 for V850/NEC VR</b> Converter from 20 pin male connector of LA-7835 (N-Wire Debugger for V850) LA-7842 (N-Wire Debugger for NEC VR-Series) to Mictor38
<b>LA-7939</b> NBD-BOX-V850	<b>NBD Box for Real-Time-Memory-Access V850</b> NBD Interface support for V850 allows real-time-memory access to target memory Placed between Power Debug Module and Debug Cable 16 Pin/100 mil connection to target Requires: PowerDebugUSB 2, PowerDebugEthernet or PowerTrace
<b>LA-3718</b> CONV-V850-E1	<b>Converter V850-20 Pin to E1-14 Pin</b> Converter V850-20 Pin to E1-14 Pin

Order Information

Order No.	Code	Text
LA-7835	JTAG-V850	N-Wire Debugger for V850 (ICD)
LA-7936	CONV-V850/VR-KEL	Converter KEL to 20 Pin/100 mil
LA-7937	CONV-V850/VR-MICTOR	JTAG Converter to Mictor38 for V850/NEC VR
LA-7939	NBD-BOX-V850	NBD Box for Real-Time-Memory-Access V850
LA-3718	CONV-V850-E1	Converter V850-20 Pin to E1-14 Pin
Additional Options		

Order No.	Code	Text
LA-2102	AD-HS-16	Adapter Half-Size 16 pin
LA-2101	AD-HS-20	Adapter Half-Size 20 pin
LA-7960X	MULTICORE-LICENSE	License for Multicore Debugging